

CLAIMS

1 1. A reconfigurable processing system, which allows for
2 the implementation of a variety of system configurations with
3 minor hardware and software modifications, said system
4 comprising:

5 a primary processing system including a primary peripheral
6 bus, said primary peripheral bus having a predetermined bus
7 structure;

8 at least one secondary processing system including a
9 secondary peripheral bus, said secondary peripheral bus having
10 the same predetermined bus structure as said primary peripheral
11 bus; and

12 and a peripheral bus coupler, wherein said secondary
13 peripheral bus serves as a local bus to said secondary processing
14 system and interfaces at least one secondary processing system
15 component with said primary processing system via said peripheral
16 bus coupler and said primary peripheral bus.

1 2. The reconfigurable processing system as claimed in
2 claim 1, wherein said peripheral bus coupler comprises a
3 peripheral bus bridge.

1 3. The reconfigurable processing system as claimed in
2 claim 1, wherein said peripheral bus coupler comprises a network
3 interface.

1 4. The reconfigurable processing system as claimed in
2 claim 1, wherein said predetermined bus structure comprises a
3 Peripheral Component Interface (PCI) bus structure.

1 5. The reconfigurable processing system as claimed in
2 claim 1, wherein said at least one secondary processing system
3 component comprises an accelerator subsystem, including a
4 processing accelerator.

1 6. The reconfigurable processing system as claimed in
2 claim 5, wherein said accelerator subsystem further comprises at
3 least one image memory interfaced with said processing
4 accelerator via an image memory data bus.

1 7. The reconfigurable processing system as claimed in
2 claim 4, wherein at least one secondary processing system
3 component comprises a digitizer subsystem.

1 8. The reconfigurable processing system as claimed in
2 claim 7, wherein said secondary processing system comprises a PCI
3 bus add-in extension board and said digitizer subsystem comprises

4 a digitizer daughter card attached and electrically connected to
5 said PCI add-in extension board using a PCI bus compatible
6 connector.

1 9. The reconfigurable processing system as claimed in
2 claim 8, wherein said digitizer daughter card comprises a camera
3 interface, a master direct memory access (DMA) controller and
4 field input/output (I/O) controllers, which receive and organize
5 a stream of related data samples, route said organized data
6 samples to memory locations and control input and output ports to
7 support system operations and facilitate intercommunications with
8 other devices.

1 10. The reconfigurable processing system as claimed in
2 claim 8 further comprising a vision CPU subsystem including a
3 vision system CPU, a host bus bridge for interfacing said vision
4 system CPU with said host CPU peripheral bus and said vision
5 processing system peripheral bus, at least one system peripheral,
6 local system memory, and a local display controller, including
7 local display memory.

1 11. The reconfigurable processing system as claimed in
2 claim 1, wherein said secondary processing system includes a
3 vision processing system, said vision processing system
4 comprising:

5 a vision accelerator subsystem including a processing
6 accelerator and at least one image memory interfaced with said
7 processing accelerator via an image memory data bus;
8 a digitizer subsystem including a digitizer, a direct memory
9 access (DMA) controller, a field input/output (I/O) controller
10 and at least one camera; and
11 a vision central processing unit (CPU) subsystem including
12 an embedded vision system CPU, a host bus bridge for interfacing
13 said vision system CPU with said secondary peripheral bus, system
14 memory, at least one system peripheral, a display controller
15 including display memory for interfacing a local display to said
16 secondary peripheral bus.

1 12. The reconfigurable vision processing system as claimed
2 in claim 4, wherein said at least one vision processing system
3 component includes an identification selection (IDSEL) signal
4 line, which is variably connectable and disconnectable to said a
5 PCI address and data line in the range AD [15:11] on said vision
6 processing system PCI bus to hide said at least one vision
7 processing system component from said host CPU PCI bus.

1 13. A reconfigurable vision processing system comprising:
2 a host central processing unit (CPU) having a Peripheral
3 Component Interface (PCI) peripheral bus, said host CPU including
4 host memory and a digitizer subsystem including a digitizer, a
5 direct memory access (DMA) controller and a field input/output
6 (I/O) controller for receiving and organizing a stream of related
7 data samples, routing said organized data samples to said host
8 memory and controlling input and output ports to support vision
9 system operation and facilitating intercommunications with other
10 devices, respectively.

1 14. In a reconfigurable processing system wherein a host
2 central processing unit (CPU) interfaces primary peripheral
3 components via a primary, host Peripheral Component Interface
4 (PCI) bus and secondary processing system peripheral components
5 via a secondary processing system PCI bus over a PCI to PCI bus
6 bridge, a method of hiding a processing system peripheral
7 component from said host peripheral bus comprising the step of
8 connecting said peripheral device's identification selection
9 (IDSEL) line to said secondary, vision processing system PCI bus
10 at PCI address and data lines in the range AD[15:11].

1 15. In a reconfigurable vision processing system wherein a
2 host central processing unit (CPU) interfaces primary peripheral
3 components via a primary, host Peripheral Component Interface
4 (PCI) bus and secondary, vision processing system peripheral,
5 components via a secondary, vision processing PCI bus over a PCI
6 to PCI bus bridge, an apparatus for disconnecting and hiding a
7 secondary, vision processing system peripheral component from
8 said primary, host PCI bus comprising:

9 a state machine used to control said vision processing
10 system peripheral component's reset release and identification
11 selection (IDSEL) connection sequencing by disconnecting said
12 peripheral component from said secondary, vision processing PCI
13 bus until it is ready to accept bus transactions.

1 16. In a reconfigurable vision processing system including
2 a host central processing unit (CPU) interfacing primary
3 peripheral components via a primary, host Peripheral Component
4 Interface (PCI) bus and secondary, vision processing system
5 peripheral components via a secondary, vision processing system
6 PCI bus over a PCI to PCI bus bridge, said vision processing
7 system further including a vision processing subsystem having an
8 embedded CPU, said embedded CPU interfacing said primary and
9 secondary peripheral busses via a host bus bridge, a method of
10 resetting said embedded CPU comprising:

11 creating a back-door signal from said PCI to PCI bus bridge
12 and attaching said back door signal to said secondary, vision
13 processing PCI bus' general purpose input/output (GPIO) port.

1 17. In a reconfigurable vision processing system including
2 a host central processing unit (CPU) interfacing primary
3 peripheral components via a host Peripheral Component Interface
4 (PCI) bus and secondary, vision processing system peripheral
5 components via a vision processing PCI bus over a PCI to PCI bus
6 bridge, said reconfigurable vision processing system further
7 including a vision processing subsystem having an embedded CPU,
8 said embedded CPU interfacing said primary and secondary PCI
9 busses via a host bus bridge, a method of testing and booting
10 said embedded CPU comprising the step of: loading software code
11 over said primary and secondary PCI busses from a source
12 independent of said vision processing subsystem.

18. The method of claim 17, wherein said source of code is
said host CPU.

1 19. The method of claim 17, wherein said source of code is
2 an Ethernet device.

1 20. A processing system with memory reservation device,

2 said system comprising:

3 a primary processing system including:

4 a primary peripheral bus, said primary peripheral bus
5 having a predetermined bus structure; and

6 a Basic Input/Output operating System (BIOS), for at
7 least allocating system memory to recognized devices
8 interfaced to said primary peripheral bus in response to
9 reading and recognizing a device class code stored in each
10 said recognized device interfaced to said primary peripheral
11 bus;

12 at least one secondary processing system including:

13 a secondary peripheral bus, said secondary peripheral
14 bus having the same predetermined bus structure as said
15 primary peripheral bus and serving as a local bus to said
16 secondary processing system, and for interfacing at least
17 one secondary processing system peripheral device with said
18 primary processing system via a peripheral bus coupler and
19 said primary peripheral bus; and

20 a surrogate peripheral device, said surrogate
21 peripheral device having no significant peripheral device
22 functionality and including a class code register containing
23 a peripheral bus class code of a standard peripheral device;
24 and

1 a peripheral bus coupler, coupled to said primary processing
2 system and to said at least one secondary processing system, said
3 peripheral bus coupler including said system allocatable memory
4 to be allocated by said BIOS.

1 21. The system of claim 20 wherein said peripheral bus
2 class code of a standard peripheral device includes an Ethernet
3 device class code.

1 22. The system of claim 20 wherein said primary and
2 secondary peripheral buses include PCI buses.